delay [3]. As the inductance becomes important, certain algorithms have been enhanced to consider an RLC model 141.
The work described in [5] minimizes power dissipation while ignoring the effect of line inductance on the power characteristics.
In this paper, the tradeoff between short-circuit and dynamic power in inductive interconnect is introduced. The 
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shown in Fig. 1 , a tradeoff exists between dynamic and shortcircuit power in sizing inductive interconnect. For the circuit shown in Fig. 2 , a long interconnect line connecting two CMOS inverters can be modeled as a lossy transmission line. A change in the line width primarily affects the dynamic power of Invl P L~, and the short-circuit power of Invz Pz,,. The dynamic power of Invz depends on the load capacitance, and is not affected by the wire size. The change in the short-circuit power of Invl is negligible, assuming a fixed signal transition time at the input of Invl. P l d is given by P , d = f Vddz 61, where f is the operating frequency, CI is the total capacitance driven by Invl, and (1) where TO is the transition time of the input signal at the load gate, and G(Vdd, Vt, K , CL) is a function of Vdd, threshold voltage Vt, transconductance K of the load gate, and capacitive load CL. The general form of (1) is valid whether the load is modeled as a capacitive load, a lossless transmission line, or a lossy transmission line. G is also a function of TO; however, the dependence of G on TO is small. Zi,,,, equals Rt,. A further increase in the line width underdrives the line as Zj,,,, becomes less than Rt,. As the line width is increased, the line driving condition changes from overdriven to matched to underdriven [ 6 ] .
For an overdriven line, the short-circuit power dissipation changes with line width as shown in Fig. 3 . For an underdriven line, however, an increase in the line width increases the short-circuit power. To characterize this behavior, a closed form expression for the signal transition time is presented in section 3.
OPTIMUM INTERCONNECT WIDTH FOR MINIMUM POWER
An optimization criterion for wire sizing is presented in this section. The total transient power is expressed in terms of two design parameters, the interconnect width and the driver size.
Previous research in wire sizing has not considered the change in the line inductive impedance characteristics with a change in the line width. As described in section 2, a change 0 Inlwconnecl Width Figure 3 : Short-circuit power of the load gate in the line impedance characteristics affects the power dissipation characteristics. Specifically, in previous research the behavior of the short-circuit power has not been included as a part of the optimization process. Ignoring the interconnect matching characteristics between the driver and load may also lead to a non-optimal solution.
From the discussion presented in section 2, the geometric width (the effective impedance) of the driver also plays an important role in the matching response and the total transient power dissipation. Two complementary effects occur. As the driver size increases, the transition time of the output signal decreases and, consequently, the short-circuit power of the load gate decreases. Simultaneously, the gate input capacitance of the driver increases as the width of the driver becomes larger, increasing the power required to charge the gate capacitance.
For an inverter driving N gates, as shown in Fig. 4 , the total transient power dissipation P t d r i u e ( W i~~, w,) is a function of two design parameters. W I N T is the line width and CV, is the NMOS transistor width of the driver (a symmetric driver is assumed). where Pd,ive(Wn) is the dynamic power required to charge the driver gate capacitance. 
is the the electron-to-hole mobility ratio, L, is the feature size, CO, is the gate oxide capacitance per unit area, and 01 is a constant characterizing the effective gate capacitance during different regions of operation.
The dynamic power of the driving inverter Pld(W1.w~) is a function of the interconnect width, A comparison between the analytic solution and circuit simulation for different loads is listed in Table 1 . The error between the analytic solution and SPICE for the chosen range of values is less than 6%.
The optimum width for minimum power is compared with the optimum width for minimum delay. Listed in the last column in Table 1 is the per cent increase in signal propagation delay when the optimum line width for minimum power is considered rather than the optimum width for minimum delay. Note that the maximum increase in delay is about 20%. An expression for the line inductance requires information describing the current return path. 
SIMULATION RESULTS

EFFECTS OF INTERCONNECT
RESISTIVITY AND LENGTH ON POWER DISSIPATION
The proposed criteria for interconnect width optimization are applied to different target circuits. The total transient power dissipation is obtained using three different interconnect widths; thin, optimum, and wide. Different case studies demonstrate the importance of the optimization process in reducing power. The optimum width is obtained for two line lengths, 1 = 1 mm (more resistive) and 5 mm (more inductive). For short (resistive) lines, the signal characteristics are not particularly sensitive to the line width. The optimum solution achieves a greater power reduction in more inductive lines.
Using the optimum width rather than the minimum width, the total power dissipation is decreased by reducing tbe V-275 Figure 5 : Total power dissipation with different wire and driver sizes for N = 10. short-circuit power. As listed in Table 2 , the optimum width of a copper line ( p = 1.7pRcm) reduces the total transient power by 68.5% for 1 = 5 mm as compared to 28.6% for I = 1 mm. For an aluminum line ( p = 2.5pOcm), a reduction of 77.9% is achieved as compared to 37.8%. The more inductive the interconnect, the more sensitive the power dissipation is to a change in the line width (and a change in the signal characteristics). Wire width optimization is, therefore, more effective for longer, more inductive lines.
A ten times wide line is used rather than the optimum line. Using the optimum width reduces the total power dissipation as compared to a wider line. The power reduction in this case is caused by a reduction in both power components (short-circuit and dynamic). The per cent reduction in power is listed in the final column of Table 2 . For both line lengths, the power reduction in copper is higher than the power reduction in aluminum. For 1 = 5 mm, the per cent reduction in power is 27.8% for copper as compared to 25.4% for aluminum. A reduction in copper of 41.9% is obtained versus 37.4% in aluminum for I = 1 mm. This behavior is nonintuitive as the line resistance is higher for aluminum and both lines have the same capacitance and inductance, The power dissipation is actually higher for aluminum than far copper. The inductance-to-resistance ratio $ of copper is higher than in aluminum, increasing the importance of using the optimum width for less resistive (highly inductive) lines.
Alternatively, for thin lines, the line resistance has a greater effect on the signal characteristics. The reduction in power is higher for aluminum than copper (compare, for example, the reduction in power in copper versus aluminum in the fourth and last columns).
CONCLUSIONS
It is shown in this paper that a tradeoff exists between dynamic and short-circuit power in determining the width of inductive interconnect. This tradeoff is not significant in resistive lines as the signal characteristics are less sensitive to the line dimensions. The short-circuit power of an overdriven interconnect line decreases with line width, while the dynamic power increases. When the line exceeds the matched condition, not only the dynamic power but also the short-circuit power increase with increasing line width.
For a long inductive interconnect line, an optimum interconnect width exists that minimizes the total transient power dissipation. A closed form solution is presented for determining this optimum width. This solution has high accuracy, producing an error of less than 6%. The optimum line width is shown to be more effective in reducing the total transient power as the line becomes longer. With aluminum interconnect, a reduction in power of about 78% and 37% is obtained as compared to thin and wide wires, respectively. For copper interconnect, a reduction in power of 68% and 42% is obtained for the same conditions. The optimum interconnect width depends upon both the driver size and the number of load gates. With this solution, the optimum driver and wire size can be simultaneously determined.
